I. INTRODUCTION
General trends in the development of digital systems clearly predict the continuing emergence of highly complex, sophisticated, or "intelligent" chips. They will incorporate both complex digital assemblages and analog (sub) systems for interfacing and (possibly) special signal processing. Such on-chip analog (sub) systems certainly include A/D and D/A converters. But, since the digital system is likely to be complex and therefore to occupy most of the chip, any special fabrication steps required by the analog part will significantly impact the cost. Therefore, for such a hybrid chip, one needs analog techniques that do not use precise, well-matched, or highly linear passive components, nor employ corresponding processing steps unnecessary for digital circuits. This paper addresses the issue of such low-cost analog subsystems with emphasis on D/A conversion.
One important process of D/A conversion involves voltage division (by 2) and summation. The long signal path traveled by the least-significant-bit (LSB) voltage requires the use of fast voltage summers to ensure a reasonable speed of operation. Nevertheless, for an accuracy better than 0.5 LSB, the LSB component of the output voltage of the D/A converter must settle only to 50 percent. Since all but the last of the voltage summers drive an internal node with very small parasitic capacitance, any reasonable amplifier with suitable compensation should allow operation at 100 kHz or above.
The only parameter that affects the (differential and integral) linearity of the D/A converter is the gain of the voltage summer. Modest accuracy requires the use of a voltage summer with reasonably well-controlled gain (for example, less than 0.2-percent gain error for an 8-bit accuracy).
It is obvious that the voltage summer may be implemented using operational amplifiers and a number of well-matched resis-'In some cases, the ground potential may be varied to bias the voltage summer in a more linear region of operation. 
CIRCUIT IMPLEMENTATION 01 THE TIAMP
The TIAMP may be realized simply as shoun in Fig. 4 . The input stage consists of two differential pairs. Unlike the situation in the conventional operational amplifier, the voltage across the inputs of each differential pair is not zero, but rather half of the difference of the two input voltages of the voltage summer. To accommodate the large input voltage swing inherent in this mode of operation, the biasing gate-source voltages of the differential pair must be large. This requires the use of MOSFET's having a small aspect ratio. The relationship of the transistor sizes and the input-voltage swing is best summarized by the following equation
PI:
where is the aspect ratio of Pl-P4, Ti ,6 is the aspect ratio of Pi and Ph, and y,,,,, is the maximum voltage drop across the two inputs of a differential pair. We note that by splitting the connection between the gates of P2 and P, to create an additional input, a four-input amplifier known as a "differential difference amplifier" can be created. as has been proposed independently by Sackinger and Guggenbiihl [2] .
Mismatches can occur only in the input stage since the second stage is common to both channels. The following relationships have been shown in [l] .
1) Mismatches in Pl-P4 result in nonlinearity. rather than simply the nonzero offset voltage correspondingly produced in a conventional operational amplifier. Close study also shows that only matching between P, and P,. and P2 and P4 is required.
2) Small mismatches of R, and N2 cause negligible nonlinearitv.
3) A fixed amount of mismatch of tail-end biasing currents leads only to a nonzero offset voltage. However, if the output impedance of the tail-end biasing-current source is not large enough. the mismatch in tail-end biasing currents will be a function of the input common-mode voltage. This in turn leads to nonlinearity. 4) Mismatch of threshold voltages due to the body effect does not lead to undesirable results. provided that the intrinsic threshold voltages of the MOSFET's are equal. However. if the bodyeffect parameter is too large. a nonlinearity due to a degradation of the output impedance of P5 and P, may result from excessively large gate-to-source voltages applied to PI -P4.
These relationships have been used in the design and optimization of a practical TIAMP. In general, the combination of input transistor sizes and biasing current levels provides a suitable linear region of operation for the purpose of minimizing nonlinearity. The particular choice of the biasing current will be covered in more detail in the next section.
The only passive components used in the TIAMP in Fig. 4 are for the purpose of frequency compensation. Thus, they do not have to be highly linear or well-matched. The associated resistor may be implemented using a MOSFET biased in the triode region. The associated capacitor may employ the parasitic capacitance of a large MOSFET.
The TIAMP has been simulated using SPICE. For use in the D/A converter. the region of zero-gain error was selected to be around -2.5 V. The simulation results summarized in Table I clearly indicate that the TIAMP design has wide bandwidth and fast settling time. This is illustrated by the curves shown in Fig. 5 .
From these curves, we may deduce that the DNL is most sensitive to the gain error of the TIAMP at the first major carry. It follows that the TIAMP should be biased in such a way as to minimize the DNL at the first major carry. For both input codes 011 . . . 1 and 100. . .O, input voltages for all TIAMPs are either zero or very close to the reference voltage. Thus, to minimize the DNL at the first major carry, the TIAMP design should be optimized to have very small closed-loop-gain errors for large input voltages. This requires large biasing currents which lead to large closed-loop-gain errors for small input voltages. The closed-loop-gain errors for small input voltages affect conversion accuracy of other input codes (such as 00. . . 01 and 100 . . . 01) which causes some of the TIAMP's to have small input voltages. However, fortunately, the DNL associated with these codes is relatively insensitive to the closed-loop-gain error. This is illustrated by considering, for example, the DNL at (100 . . . 0, 100 . . . 01) which is given by
where i = N -j -1 and j = log, ( yel/I/;.ri,lcal). The variable Vcritical is the input voltage below which the closed-loop-gain errors of the TIAMP become significantly large. Simulation of the circuit in Fig. 4 indicates that closed-loopgain errors are below 2 percent for input voltages lower than
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-71 mV. Using a reference voltage of -2.5 V, with N = 8 and for a DNL less than 0.5 LSB, the maximum closed-loop-gain error allowed according to (6) is 22 percent. Thus, large closedloop-gain errors present in the TIAMP for small input voltages are not a major concern. While the use of large biasing currents for the input stage helps to improve the transconductance matching of the transistors [3] , random variations of the transistor sizes due to finite lithographic resolution will produce a random component in the DNL. From SPICE simulation, the closed-loop-gain error of the TIAMP for input voltages between -2 and -3 V is negligible (see Fig. 6 ). It follows that, according to (5), for an 8-bit D/A converter with a differential nonlinearity of 0.5 LSB, a closed-loop-gain error of 0.2 percent due to process variation is allowed.
VI. EXPERIMENTAL RESULTS
Five samples of an experimental 12-bit D/A converter have been fabricated at Northern Telecom using their 3-pm CMOS process through the service provided by the Canadian Microelectronics Corporation. These five D/A converters achieve resolutions of 10 bits (DNL = 0.30 LSB), 8 bits (DNL = 0.44 LSB), 7 bits (DNL = 0.37 LSB), 7 bits (DNL = 0.38 LSB), and 6 bits (DNL = 0.50 LSB), for peak-to-peak negative output-voltage swings no larger than 3 V. The total area occupied by a D/A converter is 1.96 mm2, which can be reduced easily to 1.4 mn? by simply placing the amplifiers closer to one another. Fig. 7 shows the first-major-carry transition of the output voltage of the 7-bit resolving D/A converter configured to have 8 bits. The glitch shown is due both to a skew in the digital-input signals and the different path lengths traversed by bit signals within the D/A converter. The digital crosstalk seen due to imperfect grounding on the printed-circuit test board was measured to be 4-mV peak to peak. From the waveform shown in Fig. 7 , the D/A converter in the 8-bit configuration is found to have a DNL of slightly less than 1 LSB. Using a linear-ramp test, the maximum rate of conversion was measured to be approximately 1 MHz. This relatively high speed of operation is due mainly to the very small input capacitance of the TIAMP and the use of an output-buffer. The static power dissipation of a 12-bit converter is approximately 50 mW. two, as required in some approaches to digital-to-analog conversion. The technique described here has been used to implement a 12-bit D/A converter for which five samples have been tested nith accuracies ranging from 6 to 10 bits. Accuracy is limited in the present design by the relativelv small sizes chosen for the input transistors. The maximum conversion rate of the present prototypes has been measured to be approximately 1 MHz with a static power dissipation of 50 mW. T h s paper has demonstrated the feasibility of the use of active dCslgn," I E E E J . S,,lrd.Srotr C,,.~u,r,, sC.21, pp 1os7-1066, components to perform the sum of two voltages. and division by
